APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. <u>PW 284032</u>
<div align="center">(M#)</div>

Invention: SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

Inventor (s): Takashi YAMADA
Takeshi KAJIYAMA

00909

Pillsbury Winthrop LLP

This is a:

☐ Provisional Application

☒ Regular Utility Application

☐ Continuing Application
  ☒ The contents of the parent are incorporated by reference

☐ PCT National Phase Application

☐ Design Application

☐ Reissue Application

☐ Plant Application

☐ Substitute Specification
  Sub. Spec Filed _____
       in App. No. _____ / _____

☐ Marked up Specification re
  Sub. Spec. filed _____
       In App. No _____ / _____

SPECIFICATION

SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based on and claims the benefit of priority from prior Japanese Patent Application No. 2000-

5 371106, filed on December 6, 2000, the entire contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

This invention relates in general to semiconductor

10 microtechnologies and, in more particular, to highly integrated semiconductor devices with dynamic random access memory (DRAM) cells each having a trench capacitor and a vertical transistor that works perpendicular to the surface of a semiconductor chip. The invention also relates to

15 methodology for fabrication of semiconductor devices of the type stated above.

Description of Related Art

In recent years, DRAM devices employing memory cells each consisting essentially of a single transistor and a

20 single capacitor, also known as "1-transistor/1-capacitor" cells, are becoming greater in integration or "bit-packing" density virtually endlessly. On-chip areas of such memory cells are made smaller once per development of a new generation of products. One basic approach to reducing cell

25 areas is to lower the occupation areas of transistors and capacitors, which make up the cells, respectively.

With regard to cell capacitors, one major problem to be

solved is how the required amount of capacitance is achieved while at the same time reducing or minimizing onchip cell areas. To this end, several structures for increasing dielectricities of capacitor insulation films and/or

5 increasing effective or "net" capacitor areas have been developed on a per-generation basis. Regarding cell transistors, attempts have been made to microfabricate for miniaturization such transistors while allowing them to retain planar structures. The currently available

10 microfabrication technologies are principally based on traditional scaling rules, such as employing techniques for reducing source/drain diffusion layer depths and gate insulation film thickness values and/or increasing substrate impurity concentration or density.

15 To further miniaturize the cell transistors for higher integration in future products, the gate insulation film thickness reduction and substrate impurity concentration enhancement will become inevitable for suppressing unwanted threshold voltage drop-down (called the "short channel"

20 effect) along with channel length shrinkage. However, an increase in substrate impurity concentration would result in an increase in junction current leakage between a substrate and storage nodes, which in turn leads to decreases in data-retaining/holding abilities of memory cells, as suggested

25 for example by T. Hamamoto et al., "Well concentration: A novel scaling limitation factor derived from DRAM retention time and its modeling," International Electron Devices

Meeting (IEDM) Technical Digest at page 915 (1995).

Additionally, whenever an attempt is made to make gate insulation films thinner, a need is felt to lower word line voltages in order to establish the required withstanding voltage or "anti-breakdown" level of gate insulation films used. For DRAM cell transistors, in order to achieve a high retention for holding stored charges in a capacitor, these are required to offer lower on-state leakage currents than ordinary logic circuits. To do this, the transistors must be set higher in threshold voltage thereof. And, if a word-line voltage is potentially lowered while the cell transistors stay high in threshold voltages, then the amount of a signal as stored into the capacitor can decrease. This gives rise to a risk that DRAM cells degrade in operation margins.

High-density DRAM cell structures capable of avoiding these problems have been proposed until today, one of which is disclosed in U.Gruening et al., "A Novel Trench DRAM Cell with a VERtIcal Access Transistor and BuriEd STrap (VERI BEST) for 4Gb/16Gb," IEDM Tech. Dig., 1999. This trench DRAM cell is arranged so that a capacitor is formed at lower part of a trench defined in a substrate while forming at upper part of the trench a vertically structured transistor with a trench side face as its channel.

See Fig. 37. This diagram depicts a cross-sectional structure of the DRAM cell as taught by the above-identified paper, which is taken along a bit-line direction. A

substrate 1 has an underlying buried semiconductive layer of n-type conductivity used for formation of a capacitor C, and an overlying p-type semiconductor layer, in which a transistor Q is to be later formed. A trench 2 is formed in the substrate 1 so as to reach the n-type layer. The capacitor is formed at lower part of this trench 2. The capacitor C has a storage electrode, on which a buried strap 3 is formed in a way integral with the storage electrode.

The buried strap 3 is for use as a node for connection between the capacitor C and its overlying transistor Q. Simultaneously, this strap can also do double-duty as an impurity diffusion source of a diffusion layer 5 of the transistor Q. The buried strap 3 has its top surface coated with an insulative film 4 for use as a "cap" layer. A transistor Q of the vertical structure type is then formed on the trench sidewall over the cap insulation film 4. The vertical transistor Q has a source formed of a diffusion layer 6 in the upper surface of the p-type layer and a drain formed of another diffusion layer 5 as fabricated through impurity diffusion from the buried strap 3.

A word line WL is shown in Fig. 37, which is formed integrally with a gate electrode of the transistor Q. In the case of so-called folded bit line structure, a "pass" word line PassWL of a neighboring cell is disposed in close proximity to the word line WL. In this case the bit line BL is to be contacted with the diffusion layer 6 at a portion laterally adjacent to the pass-word line PassWL.

In this way, the DRAM cell of Fig. 37 is arranged so
that the transistor gate electrode is embedded or buried in
the substrate to overlie the prior known trench capacitor,
thereby achieving formation of the intended vertical

5   transistor by use of substantially the same methodology as
that in traditional DRAM cells. With such an arrangement,
it is possible to provide the required transistor channel
length in a direction along the depth, irrespective of on-
chip cell occupation areas. This in turn makes it possible

10 to lessen the onchip cell areas without short-channel
effects.

Unfortunately, the advantage of the above-stated DRAM
cell structure does not come without accompanying a penalty—
—the vertical transistor Q can readily vary in channel

15 length through effectuation of etch-back processes. This
can be said because the buried strap 3's upper surface
position is simply determined by etchback depths at process
steps of burying polycrystalline silicon materials. The
channel length irregularity can cause a problem as to

20 undesired variation or deviation of transistor
characteristics.

SUMMARY OF THE INVENTION

A semiconductor device in accordance with one aspect of
the present invention has an element substrate including a

25 semiconductor layer of a first conductivity type being
insulatively formed over a semiconductor substrate with a
dielectric film interposed therebetween; said element

substrate having a groove formed therein with a depth extending from a top surface of said semiconductor layer into said dielectric film, said groove being formed to have a width-increased groove portion in said dielectric film as

5 to expose a bottom surface of said semiconductor layer; an impurity diffusion source buried in said width-increased groove portion of said groove to be contacted with said bottom surface of said semiconductor layer; and a transistor having a first diffusion layer of a second conductivity type

10 being formed through impurity diffusion from said impurity diffusion source to said bottom surface of said semiconductor layer, a second diffusion layer of the second conductivity type formed through impurity diffusion to said top surface of said semiconductor layer, and a gate

15 electrode formed at a side face of said groove over said impurity diffusion source with a gate insulation film between said side face and said gate electrode.

A method of fabricating a semiconductor device in accordance with another aspect of the present invention

20 including: forming a groove in an element substrate having a semiconductor layer of a first conductivity type as insulatively formed over a semiconductor substrate with a dielectric film interposed therebetween, the groove being penetrating the semiconductor layer; selectively etching the

25 dielectric film exposed at the groove to form a width-increased groove portion for permitting exposure of a bottom surface of the semiconductor layer; forming an impurity

diffusion source buried in the width-increased groove portion of the groove while letting the impurity diffusion source be in contact with only the bottom surface of the semiconductor layer; forming and burying in the groove a

5 gate electrode along with an underlying gate insulation film; and forming in said semiconductor layer source and drain diffusion layers through impurity diffusion to a top surface and also impurity diffusion to the bottom surface by use of said impurity diffusion source.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram showing a plan view of main part of a DRAM cell array in accordance with an embodiment of this invention.

Fig. 2 illustrates, in schematic cross-section, a

15 structure of the cell array as taken long line I-I' of Fig. 1.

Fig. 3 depicts in cross-section a structure of the cell array taken along line II-II' of Fig. 1.

Figs. 4 through 9 illustrates, in schematic cross-

20 section, some of the major steps in the fabrication of the DRAM cell structure embodying the invention.

Fig. 10 is a diagram showing a sectional view of a DRAM cell array in accordance with another embodiment of this invention in a way corresponding to that shown in Fig. 2.

25 Figs. 11 to 17 illustrates, in cross-section, some of the major steps in the formation of the DRAM cell structure of Fig. 10.

Fig. 18 is a diagram showing a sectional view of a DRAM cell array in accordance with still another embodiment of this invention, corresponding to that shown in Fig. 2.

Figs. 19 to 24 depicts, in cross-section, some of the
5 major steps in the manufacture of the DRAM cell structure of Fig. 18.

Fig. 25 shows a plan view of a DRAM cell array also embodying the invention, corresponding to that of Fig. 1.

Fig. 26 is a sectional view of the structure shown in
10 Fig. 25 as taken long line I-I'.

Fig. 27 is a plan view of a DRAM cell array also embodying the invention, corresponding to that of Fig. 1.

Fig. 28 is a sectional view of the structure of Fig. 27 as taken long line I-I'.

15 Fig. 29 is a plan view of a DRAM cell array also embodying the invention, corresponding to that of Fig. 1.

Fig. 30 is a sectional view of the structure of Fig. 29 as taken long line I-I'.

Fig. 31 is a plan view of a DRAM cell array also
20 embodying the invention, corresponding to that of Fig. 1.

Fig. 32 is a sectional view of the structure of Fig. 31 as taken long line I-I'.

Figs. 33 and 34 are diagrams each showing a sectional structure of a DRAM cell array in accordance with a further
25 embodiment of the invention in a way corresponding to that of Fig. 32.

Fig. 35 shows, in cross-section, one major step in the

manufacture of the DRAM cell array structure shown in Fig. 34.

Figs. 36A-36B are plan views for explanation of a fabrication process of the same structure.

5   Fig. 37 is a sectional view of one prior art vertical transistor-based DRAM cell array structure.

DETAILED DESCRIPTION OF THE EMBODIMENTS

Several embodiments of this invention will now be set forth with reference to the accompanying figures of the

10   drawing below.

[Embodiment 1]

Referring now to Fig. 1, there is shown a plan view of main part of a trench-capacitor-based dynamic random access memory (DRAM) cell array with half-pitch folded bit line

15   structure in accordance with one embodiment of this invention. Also see Figs. 2 and 3, which depict cross-sectional views of the structure of Fig. 1 as taken along lines I-I' and II-II' respectively.

The illustrative embodiment is arranged to employ a

20   silicon-on-insulator (SOI) substrate 10 as an element substrate. This SOI substrate 10 includes a single-crystalline silicon substrate 11 of a selected conductivity type—here, n type. The n-type silicon substrate 11 has its surface on which a silicon oxide film 12 is formed, with a

25   p-type single-crystalline silicon layer 13 formed on the silicon oxide film 12 to thereby make up the multilayer structure of SOI substrate 10. It is necessary that the

silicon layer 13 has a predetermined thickness in view of

the fact that this layer's thickness does define the channel

length of a transistor. Currently commercially available

SOI substrates are employable therefor, since these

5   generally come with several percent of variation in silicon

layer thickness.   "Trench" grooves 20 are formed in this

SOI substrate 10 so that each groove is deep enough to reach

the inside of n-type silicon substrate 11 after penetration

through the p-type silicon layer 13 and silicon oxide film

10 12.   A trench capacitor C is formed at lower part of this

groove 20 whereas a transistor Q is at upper part of groove

20.

The p-type silicon layer 13 of SOI substrate 10 is

partitioned, by an element isolating dielectric film 40 as

15 embedded or "buried" by shallow trench isolation (STI)

techniques, into rectangular island-like element regions 14,

each of which is for use as two neighboring cell regions.

As shown in Fig. 1, capacitors C are formed and buried at

end portions of each island-like element region 14. At the

20 end portions of the element region 14, transistors Q are

formed on the respective groove side faces of island regions

14 in such a manner as to at least partly overlap the

respective capacitors C. It should be noted here that in

practically reduced fabrication processes, the capacitors C

25 and transistors Q are to be formed in grooves 20 prior to

partitioning of the island-like element regions 14.

As better shown in Fig. 2, the individual capacitor C

is fabricated by a process having the steps of forming on a sidewall at the lower part of groove 20 a capacitor insulation film 21 made for example of oxide/nitride (ON) material and then burying in this groove 20 storage

5   electrode 22 formed of an n-type impurity-doped polycrystalline silicon or "polysilicon" layer. The capacitor C is arranged with the n-type silicon substrate 11 as a common plate electrode for all the memory cells involved. The storage electrode 22 has an upper end which

10   is located at a level corresponding to a vertically intermediate or "mid" position along the thickness of silicon oxide film 12. A buried strap 23 for connecting together this storage electrode 22 and its associated transistor Q is made of n-type impurity-doped polysilicon or

15   the like in a way such that strap 23 continues on storage electrode 22.

The buried strap 23 is also adaptable for use as the impurity diffusion source of an n (n^+) type diffusion layer 31 at lower part of the transistor Q. More specifically,

20   impurities residing within the buried strap 23 or alternatively those of the storage electrode 22 are outdiffused into the p-type silicon layer 13, resulting in formation of n^+-type diffusion layer 31. Very importantly, the buried strap 23 is specifically buried so that it comes

25   into contact with p-type silicon layer 13 only at the bottom surface thereof. To do this, a groove diameter enlarged section or a "width-increased groove portion" 25 is formed

at upper part of groove 20 with storage electrode 22 buried

therein, which section is definable by laterally etching the

silicon oxide film 12 to thereby let it recede or "retreat."

The buried strap 23 is buried in the width-increased groove

5 portion 25 so that it is in contact only with the bottom

surface of p-type silicon layer 13 to ensure that strap 23

overlaps storage electrode 22. Buried strap 23 has its

upper part that is covered or coated with an insulative film

24 for use as a "cap insulation" layer.

10   A gate insulation film 30 is formed on a sidewall of

the p-type silicon layer 13, which is exposed at the upper

part of the groove 20 with the cap insulation film 24 buried

therein. Then, a polysilicon layer 33a is buried. This

layer 33a serves as a transistor gate electrode. An upper

15 diffusion layer 32 of transistor Q is formed in a top

surface of p-type silicon layer 13. In this way,

source/drain diffusion layers 31, 32 are formed at the upper

part of such capacitor-buried groove 20 through impurity

diffusion from the upper and lower surfaces of p-type

20 silicon layer 13, resulting in fabrication of the intended

vertical transistor Q, also known as vertical-access

transistor in the trench DRAM cell.

        The polysilicon layer 33a for later use as the gate

electrode of transistor Q is separated in each element

25 region, by a to-be-later-effectuated burying process of an

element isolating insulative film 40. And, a polysilicon

layer 33b and WSi_2 layer 34 are stacked or laminated so that

these overlap polysilicon layer 33a. This multilayer film

is patterned to form parallel word lines WL extending in one

direction. These word lines are coated at upper surfaces

with a silicon nitride film 36 and an interlayer dielectric

5   (ILD) film 37, on which bit lines (BL) 38 are formed to

cross the word lines WL. The bit lines 38 include the one

shown in Fig. 2 that is brought into contact with the n^+-type

diffusion layer 32 at a central portion of an island-like

element region, i.e. between two pass-through word lines,

10 also called "pass" word lines. At this bit-line contact BLC,

an n^+-type diffusion layer 35 overlapping the n^+-type

diffusion layer 32 is formed through a contact hole, with a

contact plug 39 being buried in the contact hole.

 With this illustrative embodiment, the SOI substrate

15 used comes with the buried strap 23 being embedded in the

width-increased groove portion 25 of each groove 20 while

letting it be contacted with the p-type silicon layer 13

only at the bottom surface thereof. And, the lower

diffusion layer 31 of vertical transistor Q is fabricated

20 through upward impurity diffusion from the buried strap 23

to the bottom surface of the silicon layer 13. Accordingly,

the channel length of such vertical transistor Q will no

longer vary under the influence of a change in etch-back

amount of the buried strap 23. This in turn makes it

25 possible to improve the channel length controllability to

the extent of any possible deviation in thickness of the p-

type silicon layer 13 of SOI substrate 10.

The storage electrode 22 of capacitor C is electrically isolated and separated from the silicon substrate 11 by the capacitor insulation film 21; similarly, the diffusion layers of each transistor Q are also electrically isolated from silicon substrate 11 by silicon oxide film 12. Due to this, the ability to stand up against so-called soft errors and noises, i.e. soft-error/noise withstandability, stays high. Further, if the silicon oxide film 12 is absent then suppression of parasitic transistors occurring due to the presence of the buried strap 23 would inevitably call for formation of a sidewall dielectric film with certain thickness on a sidewall at part whereat the buried strap 23 is to be formed, as shown in the prior art of Fig. 37. Fortunately with the illustrative embodiment, the buried strap 23 is embedded in the silicon oxide film 12 so that no "special" schemes are required to suppress such parasitic transistors.

An explanation will next be given of a fabrication process of the cell array in accordance with this embodiment with reference to Figs. 4 through 9, while focusing attention on the sectional view of Fig. 2. See first Fig. 4. This diagram illustrates a device structure in which the capacitors C have already been fabricated. In this state, the fabrication process starts with formation of a mask pattern on the SOI substrate 10. This mask is formed of a buffer oxide film 41 and silicon nitride film 42. Then, anisotropically etch the SOI substrate 10 by reactive ion

etch (RIE) techniques to form a "trench"-like groove 20 at each position of capacitor C shown in Fig. 1, which is deep enough to reach the inside of n-type silicon substrate 11 after penetration through a lamination of silicon layer 13

5   and oxide film 12. Thereafter, although not specifically depicted in this drawing, an n^+-type diffusion layer is formed from the bottom of each groove 20 when the need arises. This is for plate electrode resistivity reduction purposes.

10   Then, after having formed on the groove 20's sidewall a capacitor insulation film 21 such as an ON film or equivalents thereto, deposit a polysilicon material doped with a chosen n-type impurity, followed by etch-back using RIE techniques to bury it part of the groove 20—in other

15   words, half-bury the polysilicon in groove 20 as shown in Fig. 4. The storage electrode 22 is thus formed. Let the upper surface of storage electrode 22 be located at a level corresponding to an intermediate or "mid" part of the silicon oxide film 12 of SOI substrate 10.

20   Thereafter, as shown in Fig. 5, remove through etching treatment a portion of the capacitor insulation film 21 overlying the storage electrode 22; further, HF solution is used to laterally etch the silicon oxide film 12 as exposed to the groove 20 to thereby force it recede or retreat by a

25   prespecified distance, thus forming the width-increased groove portion 25 with the lower surface(i.e. bottom surface) 43 of p-type silicon layer 13 exposed.

And, as shown in Fig. 6, bury a strap 23 in the width-increased groove portion 25 within the groove 20 in such a manner that the strap 23 overlaps the storage electrode 22. Practically, this strap 23 is buried by a process having the steps of depositing an n-type impurity-doped polysilicon film and then applying thereto etch-back treatment using anisotropic etch techniques such as RIE methods or the like. The buried strap 23 is to be buried in the width-increased groove portion 25 so that its upper surface is lower in level than the bottom surface 43 of p-type silicon layer 13——in other words, buried strap 23 is in contact with the p-type silicon layer 13 only at the bottom surface 43.

Thereafter, as shown in Fig. 7, fabricate in each groove 20 a cap insulation film 24, such as a silicon oxide film or the like which covers the buried strap 23. This cap insulation film 24 is for electrical isolation between a storage node and gate electrode to be later formed by burying process on the cap film 24. In this respect, the cap insulation film 24 is formed by burying a silicon oxide film or else. Alternatively, the film may be replaced with a silicon oxide film obtainable through oxidation of the surface of buried strap 23 or any available composite or "hybrid" films of them. Still alternatively, a transistor gate insulation film to be later formed over the buried strap 23 can also do double-duty as such cap insulation film.

Next, ion implantation is done to form an n^+-type diffusion layer 32 in a top surface portion of the p-type

silicon layer 13. In addition, form by thermal oxidation a
gate insulation film 30 on a sidewall of each groove 20, and
then depositing a polysilicon film 33a for use as a
transistor gate electrode. During the thermal oxidation
process of gate insulation film 30 or thermal annealing
processes to be later effectuated, the n-type impurity-doped
buried strap 23 behaves to outdiffuse into the p-type
silicon layer 13, thereby forming an n^+-type diffusion layer
31 in the bottom surface 43 of p-type silicon layer 13.

Next, as shown in Fig. 8, element isolation process is
done by shallow trench isolation (STI) methods. More
specifically, fabricate a patterned mask formed of a silicon
nitride film 44. Then, anisotropically etch by RIE
techniques the polysilicon film 33a and gate insulation film
30 along with the cap insulation film 24 and p-type silicon
layer 13 to form element isolation grooves required.
Thereafter, bury an element isolation dielectric film 40,
which is typically made of silicon oxide or other similar
suitable materials. Preferably the element isolation
dielectric film 40 is subjected to planarization by
chemical-mechanical polishing (CMP) techniques. In the
illustrative embodiment the element isolation grooves are
formed so that each is deep enough to reach the underlying
silicon oxide film 12, thereby defining electrically
insulated island-shaped element regions 14 including p-type
silicon layers 13, respectively. The p-type silicon layers
13 of such element regions 14, each of which makes up two

DRAM cells, are electrically separated and isolated from each other.

Thereafter, the silicon nitride film 44 which do not reside within grooves 20 are etched away. Then, as shown in Fig. 9, deposit a multilayer lamination of polysilicon film 33b and WSi_2 film 34 plus silicon nitride film 36, which is then patterned to form word lines WL.

And, as shown in Fig. 2, form a silicon nitride film on sidewalls of the word lines WL; thereafter, deposit an ILD film 37. Define in this ILD film 37 contact holes, each of which is self-aligned to its corresponding word line WL. Then, form an n^+-type diffusion layer 35 through ion implantation. And, after having buried a contact plug 39 in each contact hole, fabricate bit lines 38, although only one of them is visible in Fig. 2.

In accordance with the manufacturing process of this embodiment, etch-back control of the buried strap 23 is done to merely ensure that it is deeper than the thickness of p-type silicon layer 13. This in turn guarantees that the buried strap 23 is contacted only with the bottom surface of p-type silicon layer 13. Accordingly, it is no longer required to perform serious etchback control for accurate control of the channel length of an individual transistor, thus improving process yields in the manufacture of the intended memory cell array structure.

In this embodiment, the above-noted electrode materials and dielectric materials are mere examples, and are

variously selectable from among a variety of kinds of

materials. Additionally, as previously stated, a key to the

buried strap 23 is to perform etch-back processing so that

it is deeper than the bottom surface level of p-type silicon

5   layer 13. For instance, the etchback may be done causing it

to reach the upper surface of the storage electrode 22 of a

capacitor C associated therewith. Note however that in this

case, it will be preferable that a thin silicon oxide film

or the like for use as an etching stopper be preformed on

10 the surface of storage electrode 22. This makes it possible

to suppress or preclude unwanted etching of the storage

electrode 22. It should be noted in this case that the

buried strap 23 is to be left only in the width-increased

groove portion 25 as defined and expanded outside of the

15 groove 20 through lateral etching of the silicon oxide film

12, thus causing a risk of deficient electrical

interconnection with the storage electrode 22 of capacitor C.

One preferable remedy for such risk is to overetch the

capacitor insulation film 21 at the process step of Fig. 5

20 to ensure that the buried strap 23 comes into contact with a

side face of storage electrode 22.

[Embodiment 2]

Turning now to Fig. 10, there is shown a cross-

sectional view of a trench DRAM cell array structure in

25 accordance with another embodiment of this invention, in a

way corresponding to that of the previously discussed

embodiment of Fig. 2. Its plan view is the same as that

shown in Fig. 1. A difference of the Fig. 10 embodiment

from the above-stated embodiment is that the buried strap 23

is designed to have a two- or "double"-layer structure that

consists essentially of n-type polysilicon films 23a, 23b

5   stacked over each other. A first one of these two layers,

i.e. polysilicon (poly-Si) film 23a, is fabricated prior to

formation of the width-increased groove portion 25 in such a

manner such that it is multilayered on a sidewall of the

groove 20 at upper part than the storage electrode 22 of

10   capacitor C in the state that no capacitor insulation films

are present. And, after having formed the width-increased

groove portion 25, the remaining, second-layered poly-Si

film 23b is buried in the width-increased groove portion 25

while being contacted with only the bottom surface of p-type

15   silicon layer 13.

A fabrication process of this embodiment structure will

be set forth in detail with reference to Figs. 11 to 17.

See Fig. 11, which is substantially the same as Fig. 4 of

the previous embodiment in that a structure with capacitors

20   C having been formed therein is depicted. Firstly,

fabricate on SOI substrate 10 a mask pattern formed of a

buffer oxide film 41 and silicon nitride film 42. Then,

etch SOI substrate 10 by RIE methods to form therein

"trench" grooves 20, each of which is deep sufficient to

25   reach the inside of n-type silicon substrate 11 after

penetration through the silicon layer 13 and oxide film 12.

Thereafter, although not specifically depicted in this

drawing, an n[+]-type diffusion layer is formed from the bottom of each groove 20 when the need arises. This is for plate electrode resistivity reduction purposes.

Then, after having formed on the groove 20's sidewall a capacitor insulation film 21 formed of an ON film or equivalents thereto, deposit a polysilicon material doped with a chosen n-type impurity, followed by etch-back using RIE techniques to half-bury it in the groove 20 as shown in Fig. 11. The storage electrode 22 is thus formed. Let the upper surface of storage electrode 22 be located at a level corresponding to an intermediate or "mid" part of the silicon oxide film 12 of SOI substrate 10.

Thereafter, as shown in Fig. 12, etch away a portion of the capacitor insulation film 21 overlying each storage electrode 22; then, bury through deposition and etch-back processes an n-type impurity-doped polysilicon film 23a in each groove 20. Alternatively a method for selective growth of such poly-Si film 23a on storage electrode 22 is employable. At this time, appropriate process control is done causing the upper surface of poly-Si film 23a to be placed at an intermediate level or "interlevel" between the top and bottom surfaces of silicon oxide film 12.

In this state, as shown in Fig. 13, etch the silicon oxide film 12 by isotropic etching techniques using HF solution or equivalents thereof, causing film 12 to recede laterally. Whereby, a width-increased groove portion 25 is formed with the bottom surface 43 of p-type silicon layer 13

being partly exposed.

Then, as shown in Fig. 14, bury therein an n-type impurity-doped polysilicon film 23b through deposition and etchback processes in such a manner that this poly-Si film

5　23b is in contact with p-type silicon layer 13 only at the bottom surface 43 thereof. Whereby, a buried strap 23 is formed of two polysilicon films 23a and 23b. Although in Fig. 14 the poly-Si film 23b is designed so that it resides on poly-Si film 23a, the etchback process may be done to the

10　extent that the upper surface of film 23a is exposed.

Thereafter, as shown in Fig. 15, fabricate in each groove 20 a cap insulation film 24, such as a silicon oxide film or the like which covers the buried strap 23. This cap insulation film 24 is for electrical isolation between a

15　storage node and gate electrode to be later formed by burying process on or over the cap film 24. In this respect, similar results are obtainable by burying of a silicon oxide film or else. Alternatively, the film may be replaced with a silicon oxide film obtainable through oxidation of the

20　surface of buried strap 23 or any available composite or "hybrid" films of them. Still alternatively, a transistor gate insulation film to be later formed also on buried strap 23 may also be for use as such cap insulation film.

Next, ion implantation is done to form an n+-type

25　diffusion layer 32 in a top surface portion of the p-type silicon layer 13. In addition, form through thermal oxidation a gate insulation film 30 on a sidewall of each

groove 20, resulting in deposition of a polysilicon film 33a for use as a transistor gate electrode. During the thermal oxidation process of gate insulation film 30 or thermal annealing processes to be later effectuated, the n-type impurity of the buried strap 23 exhibits upward outdiffusion into the p-type silicon layer 13, thereby forming an n^+-type diffusion layer 31 in the bottom surface of the silicon layer 13.

Next, as shown in Fig. 16, element isolation process is done by STI methods. More specifically, fabricate a mask pattern formed of a silicon nitride film 44. Then, anisotropically etch by RIE the polysilicon film 33a and gate insulation film 30 along with the cap insulation film 24 and p-type silicon layer 13 to form element isolation grooves required. Thereafter, bury an element isolation dielectric film 40, which is typically made of silicon oxide or other similar suitable materials. Preferably the element isolation dielectric film 40 is subjected to planarization by CMP techniques. In the illustrative embodiment the element isolation grooves are formed so that it is deep enough to reach the underlying silicon oxide film 12, thereby defining electrically insulated island-shaped element regions 14 including p-type silicon layers 13, respectively. The p-type silicon layers 13 of such element regions 14, each of which makes up two DRAM cells, are electrically separated and isolated from each other.

Thereafter, those portions of the silicon nitride film

44 which do not reside within grooves 20 are etched away.
Then, as shown in Fig. 17, deposit a multilayer lamination
of polysilicon film 33b and WSi_2 film 34 plus silicon nitride
film 36, which is then patterned into word lines WL.

5   And, as shown in Fig. 10, form a silicon nitride film
on sidewalls of the word lines WL; thereafter, deposit an
ILD film 37. Define in this ILD film 37 contact holes, each
of which is self-aligned to its corresponding word line WL.
Then, form an n^+-type diffusion layer 35 through ion
10   implantation. And, after having buried a contact plug 39 in
each contact hole, fabricate bit lines 38, although only one
of them is visible in Fig. 10.

       As per this embodiment, letting the buried strap 23 be
formed of the double-layer structure of the polysilicon
15   films 23a, 23b makes it possible to insure electrical
connection between the storage electrode 22 and buried strap
23 without having to sufficiently perform overetching of the
capacitor insulation film(s).

       [Embodiment 3]

20   Referring next to Fig. 18, there is shown a sectional
view of a trench DRAM cell array structure in accordance
with yet another embodiment of this invention, in a way
corresponding to that of the previously stated embodiment of
Fig. 2. Its plan view is the same as that shown in Fig. 1.
25   The Fig. 18 embodiment is different from the above-stated
embodiment in that i) the width-increased groove portion 25
is formed over the entire thickness range of the silicon

oxide film 12, ii) the capacitor C's storage electrode 22 is buried so that its upper surface is located at the width-increased groove portion 25 and thus has an increased area, and iii) its overlying buried strap 23 is so formed as to

5 come into contact with only the bottom surface of p-type silicon layer 13.

A fabrication process of the Fig. 18 structure will be described with reference to Figs. 19 to 24. As shown in Fig. 19, after having formed grooves 20 for capacitor use by

10 RIE methods, oxide film etching is subsequently done using a chosen HF solution, causing terminate end faces of silicon oxide film 12 to recede. This results in formation of a width-increased groove portion 25 with the bottom surface 43 of p-type silicon layer 13 being exposed.

15 Thereafter, as shown in Fig. 20, form a capacitor insulation film 21; then, bury therein storage electrodes 22 through n-type impurity doped polysilicon film deposition and etchback processes. Let the upper surface of each storage electrode 22 be placed at an interlevel between the

20 top and bottom surfaces of a silicon oxide film 12 while etching away the capacitor insulation film overlying the storage electrode 22.

And, as shown in Fig. 21, bury a strap 23 in the width-increased groove portion 25 within the groove 20 in such a

25 manner that the strap 23 overlaps the storage electrode 22. Practically, this strap 23 is formed by a process having the steps of depositing an n-type impurity-doped polysilicon

film and then applying thereto etch-back treatment using anisotropic etch techniques such as RIE methods or the like. The buried strap 23 is to be buried in the width-increased groove portion 25 so that its upper surface is lower in

5 level than the lower surface of p-type silicon layer 13——in other words, buried strap 23 is in contact with the p-type silicon layer 13 only at the lower surface thereof.

Thereafter, as shown in Fig. 22, bury in each groove 20 a cap insulation film 24, which is formed of a silicon oxide

10 film or else. This cap insulation film 24 is for electrical isolation between a storage electrode 22 and gate electrode to be later formed by burying process on or over the cap film 24. In this respect, similar results are obtainable by burying of a silicon oxide film or else. Alternatively, the

15 film may be replaced with a silicon oxide film obtainable through oxidation of the surface of buried strap 23 or any available composite or "hybrid" films of them. Still alternatively, a transistor gate insulation film to be later formed also on buried strap 23 may be designed to function

20 also as the cap insulation film.

Next, ion implantation is done to form an n$^+$-type diffusion layer 32 in a top surface portion of the p-type silicon layer 13. In addition, form through thermal oxidation a gate insulation film 30 on a sidewall of each

25 groove 20, resulting in deposition of a polysilicon film 33a for use as a transistor gate electrode. During the thermal oxidation process of gate insulation film 30 or thermal

annealing processes to be later effectuated, the n-type

impurity doped in the buried strap 23 behaves to outdiffuse

into the p-type silicon layer 13, thereby forming an n^+-type

diffusion layer 31 in the bottom surface of p-type silicon

5 layer 13.

Next, as shown in Fig. 23, element isolation process is

done by STI methods. More specifically, fabricate a

patterned mask formed of a silicon nitride film 44. Then,

RIE-etch the polysilicon film 33a and gate insulation film

10 30 along with the cap insulation film 24 and p-type silicon

layer 13 to form element isolation grooves required.

Thereafter, bury an element isolation dielectric film 40,

which is typically made of silicon oxide or other similar

suitable materials. Preferably the element isolation

15 dielectric film 40 is planarized by CMP techniques. In this

embodiment the element isolation grooves are formed so that

each is deep enough to reach the underlying silicon oxide

film 12, thereby defining electrically insulated island-

shaped element regions 14 including p-type silicon layers 13,

20 respectively. The p-type silicon layers 13 of such element

regions 14, each of which makes up two DRAM cells, are

electrically separated and isolated from each other.

Thereafter, etch away those portions of the silicon

nitride film 44 which do not reside within grooves 20. Then,

25 as shown in Fig. 24, deposit a multilayer of polysilicon

film 33b and WSi_2 film 34 plus silicon nitride film 36, which

is then patterned to form word lines WL.

And, as shown in Fig. 18, form a silicon nitride film on sidewalls of the word lines WL; thereafter, deposit an ILD film 37. Define in this ILD film 37 contact holes, each of which is self-aligned to its corresponding word line WL.

5 Then, form an n^+-type diffusion layer 35 through ion implantation. And, after having buried a contact plug 39 in each contact hole, fabricate bit lines 38, although only one of them is visible in Fig. 18.

In this way, the use of a specific scheme for doing

10 etch treatment to let the silicon oxide film 12 recede immediately after having formed the grooves 20 for capacitor use may guarantee that electrical connection between storage electrode 22 and its associated buried trap 23 will no longer be precluded by the capacitor insulation film 21.

15 Consequently no strict process controllabilities are required for capacitor insulation film etching conditions and buried strap etchback conditions. Higher production yields are thus obtainable.

[Embodiment 4]

20 A trench DRAM cell array in accordance a further embodiment of the invention is shown in Figs. 25-26, which illustrate its plan view and sectional view taken along line I-I' in a way corresponding to Figs. 1-2 of Embodiment 1, respectively. A difference of it from Embodiment 1 lies in

25 layout of bit-line contacts BLS. In the case of Embodiment 1, DRAM cells each being formed of capacitor C and transistor Q are formed at the opposite terminate ends of a

single island-like element region 14 with a layout that
permits two "pass" word lines to run therebetween, wherein a
common bitline contact BLS for common use with such two
cells is disposed at a portion midway between two pass word
5   lines, i.e. at a central portion of the island-like element
region 14.

In contrast, the planar layout of Embodiment 4 is such
that in a similar cell layout, separate bitline contacts BLC
for two cells at the opposite ends of a single island-like
10   element region 14 are laid out at positions each neighboring
upon the word line of its corresponding one of the cells.

Accordingly, the individual one of n^+-type transistor
diffusion layers 32 is no longer required to cover the
entire surface area of island-like element region 14. Thus
15   the diffusion layers 32 required are formed only at the
positions of bitline contacts BLC.

Although this embodiment is faced with a risk of
increase in bitline parasitic capacitances with an increase
in number of bitline contacts required, it becomes possible
20   to lessen electrical resistivity at part spanning from a bit
line to capacitor, resulting in successful reduction of a
lead-wire delay time as determined by the product of a
capacitance and resistance. This in turn makes it possible
to increase or maximize data read/write rates.

25   [Embodiment 5]

While the embodiments stated supra are all designed to
employ the so-called "folded" bit-line structure, this

invention is also applicable to trench DRAM cell arrays of the type using "open" bitline schemes. See Fig. 27. This diagram is a plan view of main part of a DRAM cell array of the open bitline type also embodying the invention. See

5   Fig. 28, which shows its sectional view taken along line I-I'. This cell array is similar to the above-stated Embodiment 1 in principal features, including the relation of capacitor C to transistor Q, and formation of the lower n^+-type diffusion layer 31 of transistor Q exclusively due to

10   upward impurity diffusion by the buried trap 23. Hence, the same reference characters are used to designate the parts or components corresponding to those of Embodiment 1, and any detailed "repetitive" description is eliminated herein.

As shown in Fig. 27, in the case of the open bitline

15   scheme, an island-like element region 14 is formed on a per-cell basis in the absence of any pass word lines, wherein the distance or layout pitch of neighboring cells in a bitline direction may be scaled down to the minimum feature size, or more or less, while letting an element isolation

20   dielectric film 40 interposed therebetween.

[Embodiment 6]

A trench DRAM cell array in accordance with another further embodiment of the invention is shown in Figs. 29-30, wherein Fig. 29 depicts its plan view whereas Fig. 30 is a

25   sectional view taken along line I-I'. A difference of it from Embodiment 5 is that all the cells involved are the same in direction along bit lines BL. With such cell

alignment feature, the resultant cell array is made simpler

in repeated pattern, thus improving lithography process

margins. Consequently, as better shown in Fig. 30, the

lower n^+-type diffusion layer 32 may also be scaled down or

5   miniaturized to the extent that it reaches the element

isolation dielectric film 40. This makes it possible to

reduce the capacitance of such diffusion layer while at the

same time suppressing or avoiding risks of junction leakage.

[Embodiment 7]

10   With all embodiments above, the substrate voltage

potential of vertical transistor Q is not taken into careful

consideration. The p-type silicon layer 13 of each island-

like element region 14 is electrically insulated and

isolated from the remaining regions by the at-the-bottom

15   silicon oxide 12 and element isolation dielectric film 40

and thus will possibly fall into an electrically floating

state——that is, become potentially unstable and

uncontrollably variable in potential——if no remedies are

employed additionally.

20   A trench DRAM cell array capable of fixation of the

substrate potential in accordance with a still another

embodiment of the invention is shown in Figs. 31-32.

Fig. 31 shows a plan view of the cell array. Fig. 32 is a

sectional view taken along line I-I' of Fig. 31.

25   The DRAM cell array structure as shown herein is based

on those of Figs. 25-26, wherein a bitline contact BLC is

laid out at a location in close proximity to each cell. And,

a body contact BDC for potential fixation of p-type silicon

layer 13 is disposed at a central portion of each island-

like element region 14.   In other words the body contact BDC

is placed on the space between two pass word lines.   And a

5   body wiring lead (BDL) 52 for coupling together respective

body contacts BDC is railed between pass word lines.

A practical fabrication process is as follows.   Prior

to the step of forming bitline contacts BLC, define contact

holes in regions of body contacts BDC, each of which regions

10   is between adjacent two pass word lines.   Then, embed or

bury a contact layer 51 therein.   Preferably, as shown in

Fig. 32, apply so-called "recess etching" treatment to the

bottom of each contact, and then form a p^+-type layer 53.

Thereafter, bury therein the contact layer 51 made of

15   polysilicon material that is p-type impurity doped.   Further,

form body leads 52 for coupling together contact layers 51

in the word-line direction.   These body leads 52 are each

buried between pass word lines.   Body leads 52 are made of

low-resistivity lead-wire material.   Examples of this

20   material are p-type impurity-doped polysilicon and tungsten

(W) or other similar suitable materials equivalent thereto.

In this way, embed-forming the body leads 52 for

application of the required substrate potential to the p-

type silicon layer 13 makes it possible to permit

25   transistors to offer well stabilized operations and enhanced

performances.   While in Fig. 32 the contact holes are

recess-etched for burying contact layers 51 therein, this

scheme is effective for reduction of current leakage otherwise occurring between two neighboring cells with two pass word lines laid therebetween.

[Embodiment 8]

5   A slightly modified form of the sectional structure of the Fig. 32 embodiment is shown in Fig. 33. The trench-capacitor-sidewall vertical-transistor DRAM cell structure as shown herein is arranged so that an isolating dielectric film 54 shallower than the element isolation dielectric film

10   40 is buried around the contact layer 51 of body contact BDC. This structure is manufacturable by a process similar to the fabrication process of Embodiment 1 except that the step of element isolation groove etching by STI methods is immediately followed by the steps of performing etching for

15   formation of a shallow groove in which the isolating dielectric film 54 will later be buried, and then burying the isolating dielectric film 54 along with element isolation dielectric film 40 simultaneously. Alternatively, deep STI and shallow STI grooves may be fabricated

20   separately.

With such a body contact structure, it is possible to fix and stabilize the transistor's substrate potential, which in turn makes it possible to effectively suppress any contact leakage at body contact BDC portions otherwise

25   occurring due to unwanted creation of channels and/or depletion layers at part underlying the pass word lines. In addition, this embodiment is more preferable than Embodiment

7 in achievement of enhanced suppressibility of current

between two neighboring cells with two pass word lines

interposed therebetween. Additionally, as in the case of

Fig. 2, the n^+-type diffusion layer 32 may be formed to cover

5 the entire area of island-like element region 14, because

the p^+-type diffusion layer 53 is formed sufficiently deep

from the top surface of the silicon layer 13, thereby surely

being separated from the n^+ -type diffusion layer 32 even if

the diffusion layer 32 is formed to cover the entire area of

10 the element region 14.

[Embodiment 9]

Yet another further embodiment is shown in Fig. 34,

which is capable of fixing for stabilization the transistor

substrate potential at the periphery of the cell array

15 region without disposing any body contact leads. This is

principally based on the structure of Embodiment 1 shown in

Fig. 2. A difference from the structure of Fig. 2 is that

the STI-formed element isolation dielectric film 40 is

carefully designed so that its depth is less than the

20 thickness of p-type silicon layer 13, thus preventing it

from reaching the underlying silicon oxide film 12. With

such an arrangement, respective island-like element regions

14 fail to be completely insulated and isolated from each

other and are thus set in the state that they are mutually

25 coupled together at the bottom of p-type silicon layer 13.

Regrettably in this case, there is a risk that current

leakage can increase. This leakage would take place upon

accidental occurrence of electrical short-circuiting between

adjacent cells in the bitline direction in cases where the

n^+-type diffusion layer 31 as formed through upward impurity

diffusion from the buried trap 23 to p-type silicon layer 13

5   is fabricated to span the overall circumference of groove 20,

although the leakage can also take place even in the absence

of such shortcircuiting. To avoid the risk, a sidewall

dielectric film 61 is formed, prior to burying of the buried

trap 23, in the groove 20 at such portions—that is, on

10   three side faces excluding one side required for formation

of n^+-type diffusion layer 31.

Practically, as shown in Fig. 35, after having buried

the storage electrode 22 of a capacitor C, form the sidewall

dielectric film 61 on an upper sidewall of groove 20. This

15   dielectric film 61 is greater in thickness than capacitor

insulation film 21 and is formed of a silicon oxide film or

else. A plan view of the resultant structure is shown in

Fig. 36A. Thereafter, as shown in Fig. 36B, selectively

etch away only a one-side portion of the sidewall dielectric

20   film 61 which will be later subject to impurity diffusion

from its associative buried trap, causing it reside only at

the remaining, three side face portions. Thereafter, a

similar process to that of Embodiment 1 is used to form the

buried trap 23.

25   An advantage of this embodiment lies in an ability to

successfully fix and stabilize the substrate potential at

the periphery of the cell array without having to form the

body contact leads stated previously.

This invention should not be limited only to the illustrative embodiments stated supra. More specifically, although the above embodiments are all drawn to DRAM cell arrays, the invention may also be applied to a variety of types of ultralarge scale integrated circuit (ULSI) devices other than the DRAMs, including but not limited to semiconductor memories and logic ICs in light of the fact that the highly integrated vertical transistor structure and its fabrication methodology incorporating the principles of the invention offer unique features as to excellent channel length controllabilities.

As apparent from the foregoing description, a principal feature of this invention is that the source and drain of a vertical transistor formed on sidewall of a groove in an SOI substrate are fabricated by both impurity outdiffusion to the bottom surface of a semiconductor layer and impurity diffusion to the top surface thereof. This enables the resultant channel length to be determined by both the thickness of semiconductor layer and the impurity diffusion depths at the upper and lower surfaces. Thus a vertical transistor free from characteristic deviation is obtainable.